

(12) United States Patent
Heishi et al.

(10) Patent No.:

US 6,324,639 B1

(45) Date of Patent:

Nov. 27, 2001

(54) INSTRUCTION CONVERTING APPARATUS USING PARALLEL EXECUTION CODE

(75) Inventors: Taketo Heishi, Osaka; Tetsuya

Tanaka, Ibaraki; Nobuo Higaki, Osaka; Shulshi Takayama, Takarazuka; Kensuke Odani, Kyoto, all of (JP)

(73) Assignee: Matsushita Electric Industrial Co.,

Ltd., Osaka (IP)

(*) Notice: Subject to any disclaimer, the term

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/280,777

(22) Filed: Mar. 29, 1999

(30) Foreign Application Priority Data

			10-083368
(51)	Int. Cl.7	***************************************	G06F 9/38; G06F 9/30;
(52)	U.S. Cl.		G06F 9/44 . 712/212 ; 712/245; 712/206
(58)	Field of	Search	712/215; 712/23 712/206, 215,

(56) References Cited

U.S. PATENT DOCUMENTS

3,955,180 *	5/1976	Hirtle 703/26
4,611,281 *	9/1986	Suko et al 714/39
4,858,105 *	8/1989	Kuriyama et al 712/235
		Umekita et al 717/6

* cited by examiner

Primary Examiner—Daniel H. Pan (74) Attorney, Agent, or Firm—Price and Gess

57) ABSTRACT

A processor can decode short instructions with a word length equal to one unit field and long instructions with a word length equal to two unit fields. An opcode of each kind of instruction is arranged into the first unit field assigned to the instruction. The number of instructions to be executed by the processor in parallel is s. When the ratio of short to long instructions is s-1:1, the s-1 short instructions are assigned to the first unit field to the s-1th unit field in the parallel execution code, and the long instruction is assigned to the sth unit field to the (s+k-1)th unit field in the same parallel execution code.

33 Claims, 29 Drawing Sheets

